Loading…
FB18 Electrical Engineering and Information Technology · Offered in SoSe 2026
No grade data reported for this course yet.
Grade distributions arrive when a student who took the course opens their Notenspiegel with the TUPlan extension installed.
No ratings yet — be the first.
Your vote is stored against a random id in this browser. No account, nothing that identifies you.
No weekly sessions listed.
Durchführung eines VHDL oder Verilog-basierten VLSI-Systementwurfs in Gruppen mit industrienahen Randbedingungen Die Teilnehmer:innenzahl ist auf 30 begrenzt.
No exam date published.
Add to plannerTimes, rooms and details come from TUCaN and may be out of date. Report something wrong